Replies: 4 comments 6 replies
-
So you use the bare chip on a breadboard? Did you follow " Spences' " requirements? |
Beta Was this translation helpful? Give feedback.
-
Well, so we can debate - of course we are in discussions. :-) But try this:
That's what me helped with this problem... |
Beta Was this translation helpful? Give feedback.
-
The diode generally speaking is voodoo. It'sthere because some "clever" people on the forums way back when obvserved people who reported that the part would not upload, despite having a well-behaved bootloader on it that should be unbrickable. But they repotted that "burn bootloader" fixed the problem. These folks concluded that the brief pulse when reset is released just must be putting it into HV programming mode, and ambient noise and voltages on the pins just happened to match a programming command, and one that could corrupt the bootloader. This is lottery winning chances. I have observed the same pattern in support requests, but I observe a few things in addition: My interpretation was that disconnecting everthing, reconnecting an isp programmer, then disconnecting and reconnecting everything was what fixed the problem, everything to do with poor wiring and nothing to do with bootloaders. |
Beta Was this translation helpful? Give feedback.
-
Now, on a modern tinyAVR, yes that diode is essential if you have the pin fused as reset, because that voltage spike could be enough to do a HV override of the pin function and turn it back into a UPDI pin. On other modern AVR, it's unclear. But on classic AVRs, it's just voodoo |
Beta Was this translation helpful? Give feedback.
-
Hello,
I am using an ATTiny85 dip 8 pin package. I am able to download sketches via the USBasp programmer and burn the
bootloader (Chip: ATTiny85(Optiboot) )
Disconnecting the USBasp programmer and connecting the FTDI then selecting sketch->upload
I get the error:
avrdude: stk500_recv(): programmer is not responding
avrdude: stk500_getsync() attempt 1 of 10: not in sync: resp=0x00
which continues until attempt 10 is reached.
I did addthe 0.1 cap between DTR and Reset (PB5) and a 10K resistor between Reset and vcc.
I have a scope so if there is a signal that I need to verify then I can do that.
Thank you
Beta Was this translation helpful? Give feedback.
All reactions