{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":".github","owner":"Cal-Poly-RAMP","isFork":false,"description":"","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-17T18:15:51.108Z"}},{"type":"Public","name":"sky130_sram_macros","owner":"Cal-Poly-RAMP","isFork":true,"description":"","allTopics":[],"primaryLanguage":{"name":"SourcePawn","color":"#f69e1d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":9,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-18T04:49:46.577Z"}},{"type":"Public","name":"cocotbext-wishbone","owner":"Cal-Poly-RAMP","isFork":true,"description":"","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":11,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-17T02:13:34.278Z"}},{"type":"Public","name":"basejump_stl","owner":"Cal-Poly-RAMP","isFork":true,"description":"BaseJump STL: A Standard Template Library for SystemVerilog","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":96,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-17T02:08:29.648Z"}},{"type":"Public","name":"carp_pcb","owner":"Cal-Poly-RAMP","isFork":true,"description":"","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":41,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-08T11:13:58.477Z"}},{"type":"Public template","name":"tapeout-ci-2311","owner":"Cal-Poly-RAMP","isFork":false,"description":"caravel-user repository for November 6, 2023 tapeout","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":3,"starsCount":1,"forksCount":1,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-01T05:08:49.159Z"}},{"type":"Public","name":"CARPOpenLane","owner":"Cal-Poly-RAMP","isFork":true,"description":"OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":366,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-06-14T08:52:58.154Z"}},{"type":"Public","name":"sram22-hammer","owner":"Cal-Poly-RAMP","isFork":true,"description":"A configurable SRAM generator","allTopics":[],"primaryLanguage":{"name":"Rust","color":"#dea584"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":3,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-05-16T01:05:43.809Z"}},{"type":"Public","name":"qspiflash","owner":"Cal-Poly-RAMP","isFork":true,"description":"A set of Wishbone Controlled SPI Flash Controllers","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":24,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-05-12T00:12:18.970Z"}},{"type":"Public","name":"riscv32-csr","owner":"Cal-Poly-RAMP","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-01-17T17:46:48.563Z"}},{"type":"Public","name":"ramp-core","owner":"Cal-Poly-RAMP","isFork":false,"description":"RAMP's out of order RV32G processor, implemented with PyMTL3","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-12-28T01:12:03.577Z"}},{"type":"Public","name":"style-guide","owner":"Cal-Poly-RAMP","isFork":false,"description":"The SystemVerilog style guide for the RAMP framework.","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-10-13T19:17:51.762Z"}},{"type":"Public","name":"cal-poly-ramp.github.io","owner":"Cal-Poly-RAMP","isFork":false,"description":"Website for the RAMP framework","allTopics":[],"primaryLanguage":{"name":"HTML","color":"#e34c26"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-08-04T18:03:26.738Z"}}],"repositoryCount":13,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"Cal-Poly-RAMP repositories"}