{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"quartus-flow","owner":"raetro","isFork":false,"description":"A GitHub Action for Quartus RTL Synthesis","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-21T17:40:36.766Z"}},{"type":"Public","name":"sdk-docker-fpga","owner":"raetro","isFork":false,"description":"Intel Quartus Prime Synthesis Engine for Docker","allTopics":["docker","workflow","fpga","intel","ci-cd","mister","fpga-soc","mist","jtag","cyclone-iv","cyclone-v","quartus","mimic","max10","cyclone-10lp","fpga-programming","sidi","cyclone-iii"],"primaryLanguage":{"name":"Dockerfile","color":"#384d54"},"pullRequestCount":0,"issueCount":0,"starsCount":37,"forksCount":7,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-19T05:05:28.589Z"}},{"type":"Public","name":"raetro_system_kernel","owner":"raetro","isFork":false,"description":"Rætro Linux Kernel Source","allTopics":["fpga-soc","linux","kernel"],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":3,"forksCount":1,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-02-06T18:52:12.734Z"}},{"type":"Public","name":"raetro_system_u-boot","owner":"raetro","isFork":false,"description":"Rætro U-Boot Bootloader","allTopics":["fpga","bootloader","u-boot","soc-fpga"],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-11-01T22:34:22.704Z"}},{"type":"Public","name":"raetro_modules_ipcores","owner":"raetro","isFork":false,"description":"Collection of Essential Files, Scripts, Verilog and VHDL Modules for FPGA Development used to recreate Classic Computers, Consoles and Arcades.","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-10-28T06:02:06.673Z"}}],"repositoryCount":5,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"raetro repositories"}