zcu102
Here are 12 public repositories matching this topic...
This directory contains the source code for implementing Random Linear Network Coding (RLNC) into Multi-Processor System-on-Chips (MPSoC). By exploiting data vectorization, we obtained latency and throughputs gains during the matrix multiplication operations.
-
Updated
Jun 26, 2023
Workflow for executing CNN Networks on Zynq Ultrascale+ with Vitis AI toolchain. Detailed analysis, configuration and execution of Convolutional Neural Networks on ZCU102 using Vitis AI, evaluating performance on the board compared to Cloud infrastructure (eg. Kaggle). Developed for educational exam purposes.
-
Updated
Apr 8, 2024 - Jupyter Notebook
Collection of FPGA modules for video capture and processing.
-
Updated
Feb 3, 2023 - Tcl
This repository contains the source code for implementing data exchange through the SFP+ Cages of the Xilinx's Multi-processor System-on-Chip (MPSoC)
-
Updated
Jun 26, 2023 - VHDL
ZCU102 two IMX274 camera design.
-
Updated
Feb 3, 2023 - Tcl
Workflow for Executing CNN Networks on Zynq Ultrascale+ with VITIS AI. Detailed analysis, configuration, and execution of Convolutional Neural Networks on ZCU102 using VITIS AI, evaluating performance on the board compared to Cloud infrastructure. Developed for educational exam purposes.
-
Updated
Apr 8, 2024 - Jupyter Notebook
A portable interface for energy monitoring utilities
-
Updated
May 5, 2024 - C
Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)
-
Updated
Mar 21, 2023 - Tcl
Vitis In-Depth Tutorials
-
Updated
Jul 8, 2024 - C
Improve this page
Add a description, image, and links to the zcu102 topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the zcu102 topic, visit your repo's landing page and select "manage topics."