GitHub - ConchuOD/fpga_adpll: FPGA based ADPLL Network in Verilog - Elec&Comp Eng Masters Project 2019

ConchuOD / fpga_adpll Public

Notifications You must be signed in to change notification settings
Fork 2
Star 6

FPGA based ADPLL Network in Verilog - Elec&Comp Eng Masters Project 2019

6 stars 2 forks Branches Tags Activity

Notifications

Name		Name	Last commit message	Last commit date
Latest commit History 250 Commits
constraints		constraints
design_sources		design_sources
matlab		matlab
sim_sources		sim_sources
waveforms		waveforms
.gitattributes		.gitattributes
.gitignore		.gitignore
LICENSE		LICENSE
Thesis.pdf		Thesis.pdf
readme.md		readme.md

Repository files navigation

This repository contains the Verilog code from my master's project & a number of the matlab scripts used in the process of analysing measurement results.

About

FPGA based ADPLL Network in Verilog - Elec&Comp Eng Masters Project 2019

Report repository

Releases

No releases published

Packages

Languages