GitHub - FestusShema/SW-HW-Codesign: SoC Designs and some amateur-level crypto implementations

FestusShema / SW-HW-Codesign Public

Notifications You must be signed in to change notification settings
Fork 2
Star 3

SoC Designs and some amateur-level crypto implementations

Notifications

Name		Name	Last commit message	Last commit date
Latest commit History 1 Commit
BigInt		BigInt
Botnet_Detection_Tool		Botnet_Detection_Tool
SSLProtocol_VHDL		SSLProtocol_VHDL
VHDL_Rolling_Average_Classifier/rolling averages VHDL		VHDL_Rolling_Average_Classifier/rolling averages VHDL
ReadMe		ReadMe

Repository files navigation

//INFO
/*
 * Name: Festus Hategekimana
 * Email: [email protected]
 * Projects License: GPL 
 * Release date: 2016
 */
 
//PROJECTS
 
1. A network intrusion and IRC botnet detection tool.
   Implemented as SoC.
   Target: Virtex 5 FPGA.
   Status: Project Completed
	
2. SSL protocol implementation.
   Implemented in VHDL.
   Target: Any Xilinx FPGA
   Status: Not yet completed

3. Rolling Averages classifier
   Implemented in VHDL
   Target: Any Xilinx FPGA
   Status: Completed
   
4. BigInt
   A C++ library which implements basic operations
   on large operands (NBits > 3000+)
   Status: Completed