Verilog project that takes in ASCII hex or decimal values and outputs the result to a group of 7 segment displays on an Intel DE10-Lite FPGA. Holding a button on the board can change the message displayed.
-
Notifications
You must be signed in to change notification settings - Fork 0
Verilog project that takes in ASCII hex or decimal values and outputs the result to a group of 7 segment displays on an Intel DE10-Lite FPGA. Holding a button on the board can change the message displayed.
adanpartidajr/ASCII27Seg
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Verilog project that takes in ASCII hex or decimal values and outputs the result to a group of 7 segment displays on an Intel DE10-Lite FPGA. Holding a button on the board can change the message displayed.
Topics
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published