GitHub - ads930/4_bit_adder: This is a 4-bit pipelined carry-ripple adder. The design has been optimized for delay. To view the project, download the zip file and open the project in Cadence Virtuoso.

ads930 / 4_bit_adder Public

Notifications You must be signed in to change notification settings
Fork 0
Star 3

This is a 4-bit pipelined carry-ripple adder. The design has been optimized for delay. To view the project, download the zip file and open the project in Cadence Virtuoso.

3 stars 0 forks Branches Tags Activity

Star

Notifications

Branches Tags

Name		Name	Last commit message	Last commit date
Latest commit History 2 Commits
4_Bit_Adder.zip		4_Bit_Adder.zip
4_bit_Adder.pdf		4_bit_Adder.pdf

About

This is a 4-bit pipelined carry-ripple adder. The design has been optimized for delay. To view the project, download the zip file and open the project in Cadence Virtuoso.

pipeline-framework cadence-virtuoso vlsi-design

Activity

3 stars

1 watching

0 forks

Report repository