ahmed192a / PCI-Target Public

Notifications You must be signed in to change notification settings
Fork 0
Star 0

PCI Target in verilog A verilog software project to create a synthesizable PCI Target Device which was able to read or write data from memory according to the given signal from the master. With different scenarios and constraints using test bench that acts as a Master Device to test these scenarios.

0 stars 0 forks Branches Tags Activity

Notifications

Name		Name	Last commit message	Last commit date
Latest commit History 5 Commits
Final_Co_project		Final_Co_project
project_target		project_target
Co_report.pdf		Co_report.pdf
README.md		README.md

Repository files navigation

PCI-Target

PCI Target in verilog A verilog software project to create a synthesizable PCI Target Device which was able to read or write data from memory according to the given signal from the master. With different scenarios and constraints using test bench that acts as a Master Device to test these scenarios.

For more information refer to PDF

Block Diagram

Samples of Outputs

Memory Write

Memory Read

RTL Design

Contributers

ahmed mohamed

_{ahmed mohamed}

Sarah-56

Basmala

Bassant-Yasser

_{Bassant-Yasser}

ayasameh11998

_{ayasameh11998}

About

PCI Target in verilog A verilog software project to create a synthesizable PCI Target Device which was able to read or write data from memory according to the given signal from the master. With different scenarios and constraints using test bench that acts as a Master Device to test these scenarios.

verilog pci-target

Report repository

Languages