GitHub - akzare/TWireSerIntrfc: A verification test case for a master implementation of the Two-Wire Serial Register Interface based on Systemverilog and UVM.

akzare / TWireSerIntrfc Public

Notifications You must be signed in to change notification settings
Fork 1
Star 2

A verification test case for a master implementation of the Two-Wire Serial Register Interface based on Systemverilog and UVM.

View license

2 stars 1 fork Branches Tags Activity

Star

Notifications

Branches Tags

Name		Name	Last commit message	Last commit date
Latest commit History 1 Commit
rtl/verilog		rtl/verilog
tb		tb
LICENSE.txt		LICENSE.txt
README.txt		README.txt

Repository files navigation

===============================================================
This repository presents a verification test case for a master implementation of the Two-Wire Serial Register Interface based on Systemverilog Object Oriented concepts and also UVM. The general architecture and implementation of the code has been taken from the UVM primer (Ray Salemi):

https://github.com/rdsalemi/uvmprimer

and also partly from:

http://www.asic-world.com/examples/systemverilog/uart.html

However the presented verification code in this test case is manipulated to be fitted for the special use case of the Two-Wire Serial Register Interface.

Thanks
------
This work was supported by:
PICSy project at Potsdam Universitaet
https://www.cs.uni-potsdam.de/techinf/projects/picsy/

also also:

Leibniz-Institut fuer Agrartechnik Potsdam-Bornim e.V.
https://www.atb-potsdam.de/de/institut/fachabteilungen/technik-im-pflanzenbau