this is the verilog-HDL implementation of MIPS32. the processor designed in Multi cycle mode.
The main verilog code of processor is in Modules.sv file.
-
Notifications
You must be signed in to change notification settings - Fork 0
mhshabani79/MIPS-multi-cycle
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
Name | Name | Last commit message | Last commit date | |
---|---|---|---|---|
Repository files navigation
About
MIPS multi cycle Verilog Implementation
Topics
Resources
Stars
Watchers
Forks
Releases
No releases published