Skip to content
View shreegw's full-sized avatar
1 follower · 5 following
Block or Report

Block or report shreegw

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
shreegw/README.md

About Me

  • 👋 Hi, I’m Shree Ganesh.
  • 👀 I’m interested in Hardware Security, Verilog, FPGA's, MCU's, SOC's, IC's, Embedded programming.
  • 🌱 I’m currently learning Communication Protocols, Computer Architecture, Cyber Physical Systems Security.
  • 💞️ I’m looking to collaborate on various FPGA projects
  • 📫 How to reach me: Contact Me

Pinned Loading

  1. Embedded-Systems Embedded-Systems Public

    Embedded Systems Projects

  2. FPGA-Projects FPGA-Projects Public

    FPGA Projects

  3. HDLBits-Solutions HDLBits-Solutions Public

    HDL Bits Solutions

    Verilog

  4. PCB-Design PCB-Design Public

    PCB Design Projects

  5. RISC-V-Projects RISC-V-Projects Public

    RISC-V Projects

  6. shreegw.github.io shreegw.github.io Public

    CSS