A well-posed RRAM SPICE model implemented in Verilog-A, based on Stanford/ASU filamentary model, using code developed at UC Berkeley
-
Updated
Nov 30, 2020
A well-posed RRAM SPICE model implemented in Verilog-A, based on Stanford/ASU filamentary model, using code developed at UC Berkeley
Python version for compact model of VGSOT MTJ (Voltage Controlled Spin Orbit Torque Magnetic Tunnel Junction)
Add a description, image, and links to the compact-model topic page so that developers can more easily learn about it.
To associate your repository with the compact-model topic, visit your repo's landing page and select "manage topics."