Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Fix invalid references generated by VerilogMemDelays (backport #2588) #2599

Open
wants to merge 1 commit into
base: 1.4.x
Choose a base branch
from
Open

Fix invalid references generated by VerilogMemDelays (backport #2588) #2599

wants to merge 1 commit into from

Commits on Feb 3, 2023

  1. Fix invalid references generated by VerilogMemDelays (#2588) 

    Transformation of mem readwriters whose address contain references to
readwriters of mems declared before it would contain invalid references
to untransformed memory readwriter, as the connection is not transformed.
This commit fixes this issue.

(cherry picked from commit 94d425f)
    @Alan-Liang @mergify
    Alan-Liang authored and mergify[bot] committed Feb 3, 2023
    Configuration menu
    Copy the full SHA
    fcf907a View commit details
    Browse the repository at this point in the history